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Bistatic radar is different from conventional (mono-
static) radar in that the transmitting and receiving antennas
are in separate locations. For purposes of this thesis the
transmitting radar will be assumed to be located up to 100
miles from the bistatic radar receiver. It will have a
circular scan antenna with a constant rotation rate. The
plan position indicator (PPI) display of the video from the
bistatic radar receiver has both angular and range distortion
caused by the wide separation of the transmitting and
receiving antennas.
The bistatic radar processor receives video signals from
the bistatic receiver and processes them to obtain the infor-
mation required to synchronize the PPI display's rotation in
rate and phase to the rotation of the transmitting antenna
and to correct the range errors
.
This thesis discusses the design and fabrication of a
simplified version of the processor and how it accomplishes
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I. INTRODUCTION
In most radar systems a common antenna is used for both
transmitting and receiving. Such a radar is a monostatic
radar, and is the most common type of radar system in use
today. However, another less common system called bistatic
radar is well known. In this system, the transmitting and
receiving antennas may be widely separated.
The separation of the transmitting and receiving antenna
locations in bistatic radar results in widely divergent radar
characteristics from those associated with monostatic radar.
If a scanning transmitting antenna is assumed with an omni-
directional receiving antenna, as is the case throughout
this treatise, range and angular errors are introduced which
are not present in monostatic radar.
A. ANGULAR ERROR AND ITS CORRECTION
Angular error is produced if a sweep of the plan position
indicator (PPI) display at the receiver is not rotating at
the same rotation rate or is not in phase with the rotation
of the transmitting antenna. To keep the rotational speed
of the PPI equal to the antenna rotational speed, an auto-
matic speed-control circuit was incorporated in the bistatic
radar processor. This circuit operates by detecting the
times at which the main lobe of a radar is illuminating the
bistatic radar receiver. A voltage proportional to the time
between successive illuminations is generated and used to
10

adjust the speed of the PPI DC drive motor to the same speed
as the transmitting antennas.
With the PPI sweep and the transmitting antenna rotating
at the same speed, the phase error must be eliminated so
that they are both pointing in the same direction at the
same time. The decision was made to set the system up so
that when the transmitting antenna is looking at the bistatic
receiver the PPI sweep is pointing at 180 degrees relative to
the face of the display unit. A feather pulse is generated
and displayed on the PPI each time the receiver is illuminated
by the transmitting antenna. The phase error is eliminated
by circuitry which temporarily speeds the motor up or slows
it down until the feather occurs at 180 degrees, and then
readjusts the motor speed to coincide with the antenna
rotation rate of the transmitter. Now, as long as the feather
occurs on the PPI at 180 degrees on every sweep there is no
doubt that the PPI sweep is synchronized in rotation rate
and phase with the transmitting antenna.
B. RANGE ERROR AND ITS CORRECTION
The range error problem is best understood by reference
to Fig. 1 in conjunction with the following discussion.
In monostatic radar the true range R' , from E to T, would
be computed by transmitting a radar pulse and measuring the
time it took to travel from E to T and back. But, in bis-
tatic radar, if the signal propagated from the radar to the
target and back to the radar in a time equal to the difference















Bistatic radar receiver location
Target location
Correct range
Apparent two way range
Distance between emitter and receiver
Distance between target and receiver
Angle between extended line of sight from B
to E and line of sight from E to T
Figure 1. Bistatic Radar Geometry.
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bistatic receiver and the transit time from radar to bis-
tatic receiver, the range would be given by
R = R' + C - D. (1)
a c
This is called the apparent range, and equals the correct
range R 1 only in the special case where the target, radar
and bistatic receiver lie on a line with the radar between
the other two. In equation (1), R', C and D are the lengths
of the indicated paths while R is the distance from radar
a
to a target and back. Therefore, R will be called a two-
way range while R' , C and D will be called one-way ranges.
In order to find the actual range from radar emitter to
target from the data available at the bistatic receiver site,
one must assume he knows the distance D between the trans-
mitting and receiving sites. The unknown distance C can be
calculated from the geometry of Fig. 1 by using the law of







+ 2R D cos
<J>. (2)c c r
Equation (1) can be solved for C and substituted into equa-
tion (2) . Solving the resulting equation for R' gives
R + 2R D
ri - § 5 C\\
c 2R + 2D(1 + cos <f>) * K 'a
In this equation R 1 is a one-way range. In order to convert
it to a two-way range one simply multiplies by two giving
13





R + D(l + cos <J>) ' (4)
the desired result.
This is the form of the bistatic radar range equation
which has been used in former electronic implementations of
range correction. However, Navy LCDR Ralph D. Hudson sug-
gested the following simplification in a personal communica-
tion to Mr. David S. Ferguson of Naval Avionics Facility,
Indianapolis. If the substitution cos <j> - =*- is made in theR
C
equation for R the result is
R R + DR + Dy = R2 + 2R D. (5)
a c c J a a
Solving for R yields
R2 + 2R D - Dy R (R + D) + D(R - y)






Electronic implementation of this form of the range
equation is considerably less complicated. It takes fewer
components and is less costly.
The range correction circuit for the bistatic radar pro-
cessor was designed to provide range correction only on the
50 mile range scale. Extending correction to the other
range scales would require some switching logic and a set of
input resistors for each range scale. It was felt by the
14

author that the additional time required to design and
construct this circuit was not indicated because the effort




The author spent a two month period at Naval Avionics
Facility, Indianapolis (hereafter abbreviated as NAFI)
designing and fabricating the simplified bistatic radar
processor discussed in this treatise. This work was done
under the guidance of Mr. David S. Ferguson.
A. STANDARD HARDWARE PROGRAM
Because of its availability at NAFI, Standard Hardware
Program (SHP) packaging was used throughout the system.
SHP is an electronic module standardization program coordi-
nated throughout the Navy by the Naval Electronic Systems
Command.
The basic building block in SHP is the module shown in
Fig. 2. This module is 2.62 inches in length, 1.95 inches
in height and 0.29 inches in thickness. It has provision
for a printed circuit (PC) board to be glued to each side.
There are twenty contacts available to each PC board for
input/output connections. The 40 contacts are extended
through the bottom of the module where they emerge as male
connector pins.
The modules are mounted in a card cage with slots for
the flanges to slide into on each end of the module. The
connectors on the bottom of the module mate with female
connectors on the bottom plate of the card cage. This bot-











































connectors emerge on the bottom as long male connector pins
to which connections are made by wrapping wire around them
very tightly with a special tool. Figure 3 shows the layout
for the card cage used in the processor.
B. EXTERNAL EQUIPMENT
The bistatic radar processor cannot function usefully
by itself. It requires a radar receiver with its associated
antenna system and a PPI display unit. The PPI display unit
utilized in the present system is a Hewlett Packard 1300A
X-Y display. In order for the display to be useful as a PPI
it must have P3 or at least P7 phosphor. Less persistent
phosphors will not retain luminescence for the period neces-
sary to display a radar picture. The HP-1300A requires X,
Y and -Z inputs from the processor.
C. METHOD OF DRIVING SWEEP OF X-Y DISPLAY
The sweep of the X-Y display must be rotated in synch-
ronization with the antenna rotation rate of the transmitting
antenna. The two options available were to drive the sweep
electronically or with a DC motor. The electronic option
was eliminated because of the complexity, cost, time avail-
able for design and construction, and the fact that NAFI
already had an operational system utilizing that method.
By contrast, the DC motor option was much less complex and
more likely to be completed in the time frame available. It
had the added attraction of being a first-attempt design




















Figure 3. Card Cage Layout (top view).
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D. BUILT-IN-TEST SIGNAL GENERATOR
Due to the difficulty in obtaining the required test
signals from standard signal generators to check out the
processor it was necessary to design a built-in-test system.
This system generates approximately a 500 PPS sync signal
with a burst of several pulses of the same PRF occurring
approximately every eight seconds. The signal simulates a
radar with a PRF of 500 PPS whose antenna rotation is at a
period of eight SPR (seconds per rotation) . This signal is
used to check out the entire system. The only thing not
available is an input to present a video picture on the PPI
display. However, the video summing circuit can still be
checked out because the intensity, range marks and feather




III. THEORY OF OPERATION
The bistatic radar processor system has been divided into
six functional groups or subsystems. These subsystems and
their interconnections are shown in Fig. 4.
The system requires two inputs from a radar receiver.
They are a video signal and a feather signal. The video
signal is split and fed into the system at the video input
connector which leads to the output circuit and at the sync,
or trigger, input which leads to the sweep generator circuit.
The feather signal is tapped out of the receiver just after
the tuner. It is such a low level signal that a detector at
this point should only produce an output when the main lobe
of the radar is illuminating the receiver antenna. This
signal is amplified with a video amplifier and fed into the
system at the feather input which leads to the feather
circuit. The sync and feather inputs may be obtained from
the built-in-test signal generator by throwing a DPDT switch
on the back panel of the processor.
The sweep-generator circuit generates a linear ramp
voltage which is utilized by the output circuit to provide
X and Y output voltages which drive the X and Y deflection
plates of the X-Y display to give a PPI presentation. It
generates range marks which are fed through the output
circuit to produce range rings on the PPI. It also provides





















































The range-correction circuit accepts the linear ramp
voltage from the sweep generator and adds a non-linear
correction voltage to compensate for the bistatic radar range
error. It then feeds the corrected, and now non-linear,
ramp voltage to the output circuit where it can be selected
for use instead of the uncorrected ramp voltage by throwing
a DPDT switch.
The feather circuit produces both a video and a logic
signal each time the bistatic receiver is illuminated by the
main lobe of the radar. The video signal is passed through
the output circuit and appears as a bright spike or feather
of video eminating from the center of the PPI. The logic
signal is fed to the motor control circuit.
The motor control circuit generates a voltage which
synchronizes the motor with the rotation rate and phase of
the transmitting radar antenna.
The output circuit contains a video summing amplifier to
sum all the signals which are to be displayed on the PPI,
and it also provides the voltages which drive the X and Y
deflection plates of the PPI.
Each of the subsystems shown in Fig. 4 is broken down
and discussed in more detail in the following paragraphs.
A. SWEEP GENERATOR CIRCUIT
The sweep generator circuit, as shown in Fig. 5, func-
tions in the following manner. A trigger signal, video from
the bistatic receiver, is fed in through the sync input to
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threshold level established with the threshold set potentio-
meter on the front panel produce a logical one at the output
of the threshold detector. The threshold should be set so
that target returns and noise cannot trigger the threshold
detector.
A logical one to the one-shot module produces a one-
microsecond gating pulse to the feather circuit and a 360-
microsecond pulse to the end-sweep-logic module. The pulse
to the end-sweep-logic module produces a logic level which
turns the integrator on. The integrator generates the sweep
voltage +R , a positive linear ramp, which is fed to the
a
range correction circuit, the range correct switch and an
inverter. The inverter output is -R which is fed to the
range correction circuit, the range correct switch and
another inverter. This inverter output is +R which is fed
to the range correction circuit.
The output of the last inverter is identical to the out-
put of the integrator when it is integrating, but during the
idle time between integrations the output of the inverter is
held at a positive DC level while the output of the integra-
tor is allowed the slight drift which is normal to an op amp.
This prevents the. inverter from ever feeding a negative
voltage to the multiplier on the range correction module
where it would cause a phase reversal making the range cor-
rection circuit unstable.
The signal +R is fed to the end-sweep-logic module from




on the position of the range correct switch) . The end-sweep-
logic module detects when the ramp voltage +R reaches +10
volts in amplitude and changes the logic level to turn off
the integrator.
The slope of the ramp generated by the integrator deter-
mines the time it takes the ramp to reach a magnitude of
+10 volts, which determines the range scale on the PPI. The
slope depends on the value of input resistance to the
integrator. This value is determined by a four-position
switch on the front panel which selects the input resistor
for the range scale desired.
B. RANGE CORRECTION CIRCUIT
The range correction circuit, Fig. 6, receives +R
a
signals from the integrator and the inverter mentioned above.
It also receives the signal +y which is fed back from the
output circuit. The range correction module output is +R
which is inverted to -R . Both +R and -R are fed to the
c c c
range correct switch in the output circuit.
C. FEATHER CIRCUIT
The feather-circuit block diagram is shown in Fig. 7.
The pulses received at the feather input are increased in
duration by the pulse stretcher. The stretched pulses are
fed to the sample and hold where they are sampled each time
a one microsecond pulse is received from the one-shot module.
The hold portion of the circuit feeds its output to the





























































































the pulse stretcher and +R from the integrator. The height-
to-width converter output consists of two logic signals which
it feeds to the feather circuit. The duration of the logical
one pulses in these two signals is dependent on the magnitude
of the stretched feather pulse. The feather circuit uses
the two logic signals in conjunction with the one micro-
second, pulse from the one shot to determine if the receiver
is being illuminated by the main lobe of a radar. The
feather logic outputs are a logic level to the motor control
circuit and a logical one pulse of video to the output
circuit.
D. MOTOR CONTROL CIRCUIT
The motor speed-control circuit block diagram, Fig. 8,
shows that the azimuth-ramp and DC-voltage generator module
receives a logic input from the feather circuit. It gener-
ates a linear ramp voltage the magnitude of which is propor-
tional to the transmitting radar antenna rotational period,
and a DC level which is equal in magnitude to the maximum
value of the ramp voltage. The DC level is applied to the
linear portion of the sine/cosine potentiometer which is
being rotated by the DC motor. The output of the sine/cosine
potentiometer is a ramp voltage the slope of which is pro-
portional to the motor's rotatonal period. The azimuth
ramp has a constant slope, and the sine/cosine ramp has a
m
constant maximum magnitude which is equal to the maximum
















































the motor is changed until the two ramps are identical, the
motor and the transmitting antenna must have identical
rotational periods. The ramps are subtracted in the error
amplifier, and the difference is amplified and fed to the
DC motor to correct the motor speed so that it is identical
with that of the antenna.
E. OUTPUT CIRCUIT
The block diagram for the output circuit is shown in
Fig. 9. It has two distinct and separate portions, but
they both furnish outputs which are applied to the PPI
display.
The video summing amplifier combines the intensity,
feather, video and range marks inputs and furnishes them as
both +Z and -Z outputs in order to have the correct signal
polarity available for the Z axis of any X-Y display used
as a PPI.
The other circuit contains the range-correct switch
which is a DPDT switch that permits selection of either
corrected or uncorrected range voltages, ±R or ±R , for
c a
application to the sine/cosine potentiometer. The outputs
of the sine/cosine potentiometer, y = R cos $ and x = R sin <f> /
are buffered and then transmitted to the X and Y inputs of
the PPI display.
F. BUILT-IN-TEST SIGNAL GENERATOR
Figure 10 is the block diagram of the built-in-test






















































































pulse train as a test sync signal. The pulse train is passed
through a divide-by-4096 circuit and from there through a
time-delay circuit. The outputs of the pulse generator, the
divide circuit and the time delay are then combined in an
"AND tie" to give a test feather signal. The "AND tie" is
simply the physical wiring of the three outputs together.
This has the effect of using an AND gate. The outputs of
the circuit simulate a radar signal, with a PRF of 500,
which is illuminating the bistatic receiver with its main
lobe every eight seconds.
34

IV. OPERATING CONTROLS, INPUTS AND OUTPUTS
All the controls necessary for operating the bistatic
radar processor are located on the front panel. The rear
panel contains all the input and output connectors and the
switch to activate the test signal generator.
A. FRONT PANEL
The controls shown on the front panel view in Fig. 11
should be operated in the following manner to obtain optimum
performance from the processor. All adjustments assume a
radar signal is being received and fed to the processor
inputs.
1. Threshold Set
The threshold set adjustment is made in order to
insure that the processor is being triggered only by the
received radar's PRF signal and not by target returns and
noise.
Rotate the threshold set knob clockwise until the
PPI display goes blank. This increases the threshold voltage
magnitude to a value greater than the magnitude of the
incoming radar signal. Now, slowly rotate the knob counter-
clockwise just until the PPI display lights up again. The
processor is now being triggered only by the strongest
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Adjust the intensity, range marks and video gain
knobs for optimum PPI display presentation. Turning the
knobs clockwise increases the gain.
3. Feather Gain
The feather gain control adjusts the width of the
feather on the display rather than the intensity. The
feather . can be removed from the display by rotating the knob
in the counter-clockwise direction. Clockwise rotation of
the knob increases the width of the feather.
4. SPR Set
The SPR (seconds per rotation) set control is a
manual adjustment to assist the motor speed control circuit
in synchronizing the PPI display with the transmitting
antenna rotation. Judicious use of this control can mini-
mize the time required for synchronization.
If the radar picture on the PPI display appears to
be rotating in a clockwise direction the motor is going too
fast and needs to be slowed down. This can be accomplished
by rotating the SPR set knob in a counter-clockwise direc-
tion. If the picture is rotating counter-clockwise, rotate
the knob clockwise to speed up the motor.
Once the motor speed is near the speed of the antenna
the automatic control circuit will take over.
5. Range Scale Select Switch
The range scale select switch is self explanatory.
If range correction is going to be used, this switch must be
in the 50 mile range scale position since that is the only
37

range scale which has range correction. A display picture
is still present when different range scales are selected
for range correction, but the range correction circuit
output is erroneous.
6 . Range Correction
Range-correction mode of operation is selected by
placing the DPDT switch in the up or in position.
The estimated range knob should be set at the best
estimate of the range between the transmitting antenna and
the bistatic radar receiver. This setting is not very
critical but should be made as accurately as possible.
B. REAR PANEL
Figure 12 shows the rear panel view of the processor.
The connectors shown serve the following functions. The
sync, video and feather connectors are for inputs to the
processor from the bistatic radar receiver. The 36 pin
input/output connector provides connections for the supply
voltages and for leads to and from the DC motor and the
sine/cosine potentiometer. The X,Y,Z and -Z connectors are
for outputs from the processor to the X-Y display unit.
The DPDT switch on the rear panel selects either radar




























The range correction method utilized in this processor
is superior to the one used in the processor built by NAFI.
The present circuit is more capable of making the instan-
taneous increases in voltage which are necessary for range
correction in the region from <j> = 135 degrees to 225 degrees,
Figures 13a through 13g are oscilloscope photographs
showing the output of the range correction circuit, R , for
angles of $ of zero degrees to 180 degrees in 30 degree in-
crements. Processing methods and waveforms in the region
from 360 degrees to 180 degrees are identical. The photo-
graphs were taken with the processor in the 50 mile range
scale and for D equal 100 miles.
Figure 13a is used as a reference since the waveform of
R is identical to the uncorrected apparent range voltage




Fig. 13b through 13g, the waveform of R becomes more non-
linear and the required time to reach a magnitude of
+10 VDC, the voltage which corresponds to a range of 50
miles, is reduced; see Table I column two. This is caused
by the requirement for increasingly larger range corrections
as <{> approaches 180 degrees. The waveforms in Fig. 13f and
13g do not display their non-linearity because range correc-
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COMPARISON OF THEORETICAL AND MEASURED RANGES














30 600 48 47.3
60 525 42 39.6
90 350 28 28
120 200 16 15.5
150 - - 4.3
180 - - 0.0
voltage so large that a magnitude of +10 VDC, and cutoff, is
reached before the non-linearity becomes apparent.
Table I is a comparison of the theoretical and measured
values of uncorrected apparent range voltage, R , which will
a
give R = 50 miles at the values of cf> listed. This table
shows that as <j> approaches 180 degrees the apparent range
required to yield a corrected range of 50 miles grows smaller
and smaller. Theoretically at 4> equal 180 degrees the value
R equal zero yields R equal 50 miles. However, due to the
finite response time of the range correction circuit, this
occurs at some angle between 150 and 180 degrees. The result
is that no targets will appear on the PPI display in the
region from this angle to 180 degrees. The angle at which
this occurs can be pushed closer to 180 degrees as electronic
42

components with faster response times become available for
the range correction circuit.
Another phenomenon which occurs is a marked reduction in
range resolution in the region near 180 degrees. This is
caused by the relatively smaller differences in direct path
between transmitter and receiver and reflected path from
transmitter to target to receiver which occurs for targets
in this region. It is evidenced by a radial elongation of
target returns and even more dramatically by the increased
thickness of the range rings in this region. There is no
solution to this problem as it is inherent to the separation
of the transmitting and receiving antennas.
Of the two methods for generating the PPI sweep mentioned
in section II. C, the one used in NAFI's processor is the more
desirable. This method utilizes a crystal oscillator and
generates the sweep digitally, as opposed to the DC motor
utilized by the author. The advantage to NAFI's method is
that, since it is completely electronic, it does not have
the slow response times and non-linearities inherent to the
DC motor. It synchronizes almost instantaneously and it does
not have a hunting problem. However, NAFI's method is much
more expensive and produces a larger and heavier processor.
A combination of the author's range correction system




The motor control circuit would benefit from some re-
design work to eliminate the hunting problem and to speed up
the synchronization process.
The remaining circuits accomplish their functions as
designed, and a successful bistatic radar processor has been
built for performance under conditions when size and weight
considerations preclude use of a larger more sophisticated
system such as NAFI's. The author's processor would be ideal
for use as a portable system since it could be contained,




INPUT POWER CONNECTOR (MODULE Al)
The input-power connector module was developed by NAFI
to deliver the power required by all modules in a single card
cage assembly from a suitable power supply. Discussion of
this module was taken from Ref. 1.
Because the power connector was designed for use in units
relying heavily on transistor-transistor logic (TTL) , a large
current at five volts was required. For this reason six pins
were bussed together inside the connector and AWG No. 18 wire
was used permitting a current as high as six amperes.
The other voltages required by the modules (±15 volts)
were allotted two pins each using AWG No. 26 wire on each pin,
This provides for a maximum of two amperes. In order to
provide a good ground for these voltages, another buss con-
necting eight pins is provided using AWG No. 16 wire. AWG
No. 26 wires were used on the remaining pins because of the
low power requirements.
Table II shows the pin numbers of each wire, its color





Pin # Color Function Connection (pin #)





















20 Violet -15 VDC











Rear pwr connector (K)
Test signal switch (5)
Rear pwr connector (J)
Chassis
Threshold set pot (2)
Rear pwr connector (L)
Sync input (GND)
Rear pwr connector (H)
Rear pwr connector (K)
Range select switch (1)
Range select switch (2)
Range select switch (3)











31 Wh/Or R sin
<J>








40 Violet -15 VDC
Range correct switch
Rear pwr connector (G)
Rear pwr connector (Z)





Video gain pot (2)
Video gain pot (1)
Range select switch (GND)




INPUT CONNECTOR (MODULE A2)
The input connector was developed by NAFI to provide a
direct link between the circuitry built into standard hard-
ware and the inputs, output and controls that are used in
conjunction with the circuitry. Discussion of this module
was taken from Ref. 1.
Due to the large number of wires, the comparatively
small size of the connector, and the generally low power
requirements of standard hardware, AWG No. 26 wires were
chosen as the most practical size. To aid in assembly and
trouble-shooting, each wire is stamped with the number of
the pin on the connector to which it is soldered.



















13 SPR pot (1)
14 SPR pot (3)
15 SPR pot (2)
16 Motor control transistor Ql emitter
17 Motor control transistor Ql base
18 Sin/cos linear pot (wiper)
19 Sin/cos linear pot (CCW)
'20 Sin/cos linear pot (CW)




Pin # Connection (pin #)
22 Estimated range pot (1)
23 Estimated range pot (2)
24 Threshold set pot (3)
25 Threshold set pot (1)
26 Sin/cos pot (GND)
27 Test-signal switch (3)




32 + Z (Center)
33 Intensity pot (3)
34 Intensity pot (2)
35 Intensity pot (1)
36 Range marks pot (3)
37 Range marks pot (2)
38 Test-signal switch (6)
39 Feather gain (1)




BUILT-IN-TEST SIGNAL GENERATOR (MODULE A3)
The built-in-test signal generator was designed by the
author to provide the test signals required to check out the
bistatic radar processor. Side B of the module is blank and
is not used. Side A contains five Texas Instruments inte-
grated circuits. They are an SN5 4L00 low-power quadruple
2-input positive NAND gate, an SN 5405 hex inverter with
open collector output and three SN 549 3 4-bit binary
counters. These integrated circuits are shown in Fig. 14
as Zl through Z5 in the order listed above. The remaining
components in the circuit are Rl and CI which are feedback
components in the oscillator. R2, R3, R5, R6 and R7 are
all pull-up resistors to help the various gates achieve
logical one level. C2 and R4 are a low-pass filter designed
to delay the logic level changes to pin two of Zl. C3 serves
to delay the logic level transitions at pin five of Z2.
The block diagram in Fig. 15 and the waveforms in Fig. 16
will aid comprehension of how the test signal generator per-
forms its function. In Fig. 16a the waveforms apply to the
portion of the circuit prior to the divide by 4096 while in
Fig. 16b the waveforms, which are plotted to a different
time scale, apply to the portion of the circuit following
the divide by 4096.
Rl, CI and NAND gates Gl and G2 form a multivibrator
which has a 500 Hz output that is represented by the waveform
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Figure 16. Test Signal Generator Waveforms
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and feeds it to G3 and inverter two. Inverter two inverts
the signal and feeds it through the delay network to G3.
This input to G3, Fig. 16a(3), is delayed slightly as can
be seen by comparing its waveform with the waveform of the
other input, Fig. 16a (2). The output of G3 is a logical
zero pulse, Fig. 16a (4), which occurs only when both inputs
are logical one simultaneously. Inverter three inverts this
signal, Fig. 16a (5), and feeds it to the test sync output
as a 500 Hz positive pulse train.
The 500 Hz signal is also fed through the divide-by-4096
circuit which provides a 0.122 Hz output signal. Since this
low-frequency signal waveform cannot be easily shown, only
the portion of the waveforms that are critical to the opera-
tion of the circuit are shown in Fig. 16b.
Figure 16b (1) shows the output of the divide-by-4096
circuit as it makes a transition from logical one to logical
zero. Both G4 and inverter five invert the signal, Fig.
16b (2). The output of G4 is fed through the delay network
to the input of inverter six, Fig. 16b (3). Inverter six
inverts the signal, Fig. 16b (4). The outputs of inverter
four, Fig. 16b (5), inverter five, Fig. 16b (2), and inverter
six, Fig. 16b (4), are "AND tied" to the test feather output
of the module. The "AND tie" output, which is logical one
only when all three of its inputs are logical one, is shown
in Fig. 16b (6). The test feather output is a burst of




TEST POINTS (MODULE A4)
The test-point module is a general purpose unit which,
when utilized properly, will allow a circuit malfunction to
be isolated to a few or even one discrete module. The
discussion of this module was taken from Ref. 1.
The module contains 40 test points. Each of the selected
test points throughout the system is fed to a pin on the
wirewrap plate below the module, then each signal is brought
from the wirewrap plate through printed, circuit paths on the
module to a female connector mounted on top. This permits
convenient monitoring of the signals with an oscilloscope
and pointed probe adapter.
Table IV shows the test-point module pin numbers, the






























One shot output (360 microsecond)
Logic level to start (stop) integrator
+R input to end sweep logic
+R output from integrator
-R output from inverter
a e
+R output from inverter
NC
-y input to range correction circuit
NC
-z from range correction circuit
Output of range correction multiplier
+R output from range correction ckt









Intensity input to summer
























Range marks input to summer
Feather input to summer
Blanking input to summer
+Z output
-Z output
Feather input from rear panel
Stretched feather pulse















THRESHOLD DETECTOR (MODULE Bl)
The threshold detector used in this bistatic radar pro-
cessor was developed by NAFI as the line-receiver module
which is described in Ref. 1. It accepts a video signal
from a bistatic radar receiver, compares the magnitude of
the pulses received with a threshold voltage which is
manually set with a knob on the front panel of the processor,
and provides standard logic outputs with active pull-up
from low voltage input pulses. Side A of the module is not
utilized. Side B is described in the following paragraphs
only so far as it was used in the present application. Those
components which were not utilized are not discussed.
The threshold detector functions as an interface between
transmission lines and logic circuitry. It utilizes one
half of a Fairchild 9615 dual differential line-receiver
integrated circuit as shown in Fig. 17. Resistors Rl and
R2 provide termination for the input lines. Capacitor CI
provides decoupling for the +5 volt supply and C2 is tied to
the response control pin of the 9615 to eliminate outputs
for input pulses less than 0.5 microseconds in duration.
One of the two inputs comes from the sync input connector
on the rear panel. This input should be a video signal from
a receiver tuned to the radar. The other input comes from
































potentiometer provides a DC voltage level which is variable
from zero to five volts. This voltage level sets the
threshold which incoming radar pulses must exceed before
the threshold detector will provide an output. The output
goes to one of the one shots on side A of module B2.
It can be seen from the above discussion that noise
spikes or other stray signals of less than the threshold
voltage in magnitude and/or of less than 0.5 microseconds




ONE SHOT AND RANGE SWITCHING (MODULE B2)
This module was designed by the author. Side A, which
consists of two one-shot circuits, provides a 360-microsecond
logical one pulse to the height-to-width converter module as
the logic input which causes the sample-and-hold circuit to
sample its input for one microsecond, and a one-microsecond
logical one pulse to the feather-logic module as a clock
pulse. These outputs are furnished every time the threshold
detector detects the presence of a radar pulse, but no
oftener than every 360 microseconds. This limits the maximum
radar signal PRF which the processor will handle to about
2700 pulses per second. Side B is a modification of NAFI's
range switching logic module which is described in Ref. 1.
It allows the selection of one of four different range
scales by the range select switch on the processor front
panel. When a range is selected with the switch, the range
switching logic provides an output which will turn on the
correct FET switch on the integrator module so that the DC
level input to the integrator is routed through the input
resistor for the range scale selected.
On side A, the one-shot circuits each utilize a Texas
Instruments SN54121 monostable multivibrator integrated
circuit, Zl and Z2 in Fig. 18. Resistors Rl and R2 and



































the duration of the output pulses from the two one shots.
Capacitor C3 provides decoupling for the +5 volt DC supply.
The first one-shot circuit receives its input, at pin
five, from the threshold detector. It provides a Q output
at pin six which is the input to the second one-shot circuit,
and a Q output which goes to pin eight of the end-sweep
module. The timing components for this one shot provide a
pulse duration of 360 microseconds.
The second one shot receives its input at pin 18 from
the first one shot. It provides a Q output at pin 19 which
goes to pin 13 of module BIO and pin four of Bll. The timing
components provide a one microsecond pulse duration.
On side B, the range-switching logic circuit utilizes a
Texas Instruments SN5404 hex inverter integrated circuit as
shown in Fig. 19. Four of the six inverters are used. Rl
through R4 are pull-up resistors to insure that the output
of each inverter with a 1.1K resistor, R5 through R8, in
series is capable of providing the +1 milliamp maximum drive
current required by the FET switch which is to be driven.
The 5. IK pull-up resistors, R9 through R12, tied to the
inputs of the inverters are to insure a logical one at the
inputs when they are not held in the logical zero state.
































END-SWEEP LOGIC (MODULE B3)
The end-sweep logic module was developed by NAFI for
their bistatic radar processor and performs the same function
in the present application. The discussion of this module
was, for the most part extracted from Ref. 1. When sides A
and B are interconnected they form a circuit that will, when
triggered by a sweep trigger pulse from the one shot module,
initiate a logic signal to the integrator to start generating
a linear sweep voltage +R . The circuit detects when the
amplitude of R reaches +10 volts and then generates a logic
a
level that resets R to zero. Another sweep trigger pulse
a
to the module changes the logic level to start another sweep.
The circuit also generates pulses of two microsecond duration
when the sweep voltage reaches 2,4,6,8 and 10 volts. These
pulses are used as range rings.
Side A of the module utilizes two Texas Instruments
integrated circuits. They are a SN5495 4-bit right-shift
left-shift register and a SN5473 dual J-K master-slave flip-
flop. It also uses a Fairchild 710 high-speed differential
comparator. These integrated circuits are shown as Z4, Z6
and Z5 respectively in Fig. 20. Side B utilizes a Texas
Instruments SN54121 monostable multivibrator, a Siliconix
DG123L 5-channel driver with FET switches and a Fairchild 710
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The other components on the module have the following
functions. Resistors R9 through R12 insure that the maximum
input drive current of +1 milliamp required by each FET
switch can be obtained. The resistor divider network of R13
and R14 reduces +15 volts DC to approximately +12.7 volts
so that the voltage at the emitter of transister Ql-A will
be +12 volts. Pins 32 and 9 must be connected together to
provide the +12-volt supply potential to both Z2 and Z5.
Resistor R18 and zener diode CR2 change -15 volts DC to
-6.2 volts. Pins 5 and 36 must be connected together to
provide the -6.2 volts supply voltage to both Z2 and Z5.
Resistors R20 and R22 and transistor Ql-B through R20 will
be inverted at the collector output of Ql-B. Resistor R23
helps pull down the output of comparator Z5 when the output
is changing from a logical one to a logical zero. Resistor
R24 provides current limiting to the collector of Ql-A. C3,
C7 and CIO are decoupling capacitors for the ±15 volt and +5
volt supplies. Diode CRl from pin 10 of Zl to ground
increases the input switching threshold voltage to the FET
switches and increases noise immunity.
There are several low-pass filters to clean up the DC
logic levels and supply voltages applied to the integrated
circuits in this module. C4 and R9 filter the +12.7 volts
on the base of transistor Ql-A. C5 and R18 filter the -15
volt supply voltage. C9 and R20 filter the input signal to
the base of Ql-B. CI and R5 filter the signal to the non-
inverting input of comparator Z2. C2 and R8 filter the
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inverting input to comparators Z2 and Z5. C6 and R17 filter
the non-inverting input of comparator Z5.
The manner in which the module performs its function may
be learned by examination of Fig. 22 which depicts the inter-
connection of sides A and B of the module. The J input to
flip-flop Z6 is tied to +5 volts (logical one) through
resistor R19, and the K input is tied to ground (logical
zero). A sweep trigger pulse, Fig. 23(a), applied to pin
eight of the module will cause the Q output (pin 14) of
flip-flop Z6 to be a logical one as shown in Fig. 23(b),
and the Q output (pin 15) to be a logical zero as shown in
Fig. 23(c). The Q output is used to start a sweep. When
the sweep voltage, as shown in Fig. 23(e), is applied to pin
four it will be reduced to four tenths of its original value
by the resistor divider network of R8 and R7. The reduced
sweep voltage, Fig. 23(f), which appears on pin six, is fed
to the inverting input of comparator Z5. The resistor divider
network of R17 and R16 reduces +15 volts to approximately
+4.3 volts. This voltage is fed to the non-inverting input
of comparator Z5. When the sweep voltage at the inverting
input of comparator Z5 becomes +4.3 volts (approximately
10.7 volts at pin four) the output of comparator Z5 goes
from a logical one to a logical zero as shown in Fig. 23(d).
The output of comparator Z5 is connected to the clear input
of flip-flop Z6. When the clear input of flip-flop Z6
becomes a logical zero, the Q output becomes a logical zero,
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Figure 23. End Sweep Logic Waveforms.
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The Q output is used to stop the sweep. Another sweep
trigger pulse to pin eight will cause the above process to
be repeated.
Pin six is connected to pin 35 so that the reduced sweep
voltage, Fig. 23(f), is fed to the inverting input of com-
parator Z2. The non-inverting input of comparator Z2 is
connected to the resistive divider network of R5 and R6
,
and to the common drain of four FET switches. Resistors R5
and R6 reduce +15 volts to +0.8 volts. When the reduced
sweep voltage at the inverting input of comparator Z2 becomes
+0.8 volts (2.0 volts at pin four) the output of comparator
Z2 goes from a logical one to a logical zero, Fig. 23(g).
This signal is diverted and fed to the input of one shot Z3
as shown in Fig. 23(h) . One shot Z3 is triggered by this
input, a two-microsecond logical one pulse appears at pin 37
as shown in Fig. 23 (i) , and a two-microsecond logical zero
pulse appears at pin 38, Fig. 23 (k). Resistor R21 and
capacitor C8 are used to set the timing of one shot Z3.
Pin 3 8 is connected to pin three so that the Q output of
one shot Z3 is connected to the clock inputs of shift
register Z4. The serial input to shift register Z4 is tied
to +5 volts (logical one) through resistor R15 and the
parallel inputs are tied to ground (logical zero) . The mode
control is tied to the D output of the shift register. Ini-
tially the mode control will be logical zero which will
cause the shift register to shift right serially. The clock
pulse from the Q output of the one shot, Fig. 23 (k) , will
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shift a logical one to the A output of the shift register on
pin 17/ Fig. 22 (m) . Pin 17 is connected to pin 24 so that
the A output of shift register Z4 is connected to the FET
driver input whose source is tied to resistor Rl. A logical
one at this point will turn the FET switch on and resistor
Rl will be in parallel with R5 . This will cause the voltage
level at the non-inverting input of comparator Z2 to increase
to +1.6 volts, Fig. 23(1). This will cause the output of
comparator Z2 to return to a logical one, Fig. 23(g), until
the reduced sweep voltage at the inverting input of comparator
Z2, Fig. 23(f), becomes +1.6 volts (4.0 volts at pin four).
Then the output of comparator Z2, Fig. 23(g), will be inverted
as shown in Fig. 23(h), which will trigger one shot Z3. The
Q output of the one shot, Fig. 23 (k), will shift a logical
one to the B output of shift register on pin 16, Fig. 23 (n).
Pin 16 is connected to pin 25 so that the B output of shift
register Z4 is connected to the FET driver input whose
source is tied to resistor R2. A logical one at this point
will turn the FET switch on and resistor R2 will be in
parallel with resistors R5 and Rl. This will cause the
voltage level at the non-inverting input of comparator Z2
to return to a logical one as shown in Fig. 23(g) until
the reduced sweep voltage, Fig. 23(f), at the inverting in-
put of comparator Z2 becomes +2.4 volts (6.0 volts at pin
four). Then the output of comparator Z2, Fig. 23(g), will
be inverted, Fig. 23(h), which will trigger one shot Z3.
The Q output of the one shot, Fig. 23 (k), will shift a
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logical one to the C output of the shift register on pin 19,
Fig. 23 (o). Pin 19 is connected to pin 22 so that the C
output of shift register Z4 is connected to the FET driver
input whose source is tied to resistor R3. A logical one
at this point will turn the FET switch on and resistor R3
will be in parallel with resistors R5 , Rl, 'and R2 . This
will cause the voltage level at the non-inverting input of
comparator Z2 to increase to +3.2 volts. Fig. 23(1). This
will cause the output of comparator Z2 to return to a logi-
cal one, Fig. 23(g), until the reduced sweep voltage,
Fig. 23(f), at the inverting input of comparator Z2 becomes
+3.2 volts (8.0 volts at pin four). Then the output of
comparator Z2, Fig. 23(g), will be inverted, Fig. 23(h),
which will trigger one shot Z3. The Q output of the one
shot, Fig. 23 (k), will shift a logical one to the D output
of the shift register on pin 18, Fig. 23 (p). The mode
control of the shift register is connected to the D output.
Pin 18 is connected to pin 23 so that the D output of shift
register Z4 is connected to the FET driver input whose source
is tied to resistor R4. A logical one at this point will
turn the FET switch on and resistor R4 will be in parallel
with resistors R5, Rl, R2 and R3. This will cause the
voltage level at the non-inverting input of comparator Z2 to
increase to +4.0 volts, Fig. 23(1). In turn the output of
comparator Z2 is returned to a logical one, Fig. 23(g), until
the reduced sweep voltage at the inverting input of comparator
Z2, Fig. 23(f), becomes +4.0 volts (10.0 volts at pin four).
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Then the output of comparator Z2, Fig. 23(g) , is inverted,
Fig. 23(h)/ and this triggers one shot Z3. Since the mode
control of the shift register is now a logical one, the Q
output of the one shot, Fig. 23 (k) , shifts a logical zero
to all the shift register outputs. This causes the voltage
level at the non-inverting input of comparator Z2 to decrease
to +0.8 volts, Fig. 23(1). The output of comparator Z2 then
returns to a logical one when the sweep input returns to zero






The integrator module was built by NAFI for use in
several systems. When a DC voltage is applied at the input,
the integrator will provide a linear ramp output voltage
with a slope which can be varied by selecting one of five
different combinations of input resistance, only four of
which are used in this application. The following descrip-
tion was, for the most part, extracted from Ref. 1.
Side A of the module utilizes a Siliconix DG123L 5-
channel driver with FET switches and a Harris Semiconductor
HA-2600 high- impedance op amp. Side B uses a Siliconix
DG133L 2-channel driver with SPST FET switches. The circuit
diagrams for sides A and B are shown in Fig. 24 and 25. CI,
C2 , C3, C6 and C7 are used as decoupling capacitors for the
±15 volt and +5 volt supplies.
Figure 26 may be examined in conjunction with the
following discussion for an understanding of how the inte-
grator module performs its function. A DC level applied to




- R^ / E i dt - (7)
Five FET switches control the value of the input resistance.
Either R4, R5 , R6 , R7 or R8 is used as the input resistance.


































































































for op amp Z2. For normal operation a FF.T switch from side
B is connected across the feedback capacitor as a reset
switch. Resistor R2 provides short-circuit protection and
capacitor C4 adds stabilization. Resistors R3 and R9 pro-
vide a biasing network of approximately -20 millivolts to
compensate for the offset produced by the FET switch across
the feedback. Diode CR1 from pin 10 of Zl to ground increases
the input switching threshold voltage to approximately +1.5
volts and improves noise immunity.
The following is an example of the operation of the
integrator. A -10 volt DC level is applied to pins 15 and
19 and the FET switch across the feedback capacitor is
turned on. The output of the integrator is then zero.
Assume the FET switch in series with R6 , the 100 nautical
mile range scale, is turned on, and the FET switch across
the feedback is turned off by a logical zero level from the
end-sweep-logic module at pin 28. The output increases
linearly until the end-sweep-logic module detects a sweep
amplitude of +10 volts at pin 9. Then the logic level at
pin 2 8 is changed to a logical one which turns on the FET
switch and allows the integrating capacitor to discharge.
The integrator will remain idle until a logic level change




INVERTER AND BUFFER AMPLIFIERS (MODULE B5)
This module was designed by the author. It utilizes four
HA-2600 op amps. Two of the op amps are configured as inver-
ters and the other two as buffers.
Side A, Fig. 27, contains two inverting amplifier cir-
cuits whose components serve the following functions. Input
resistor R3 and feedback resistor R4 set the gain of the
inverting input of op amp Zl and unity. The non-inverting
input of Zl is held at ground through resistor R8. The
sweep voltage, R , from integrator module pin nine is fed
a
into the module at pin 12 , inverted with unity gain through
Zl and fed out at pin 18. Input resistors Rl and R5 and
feedback resistor R2 set the gain of the inverting inputs
of op amp Z2 at unity for the input which is connected to
the output of Zl and approximately 0.01 for the input at
pin 13, which provides an offset voltage from potentiometer
R9 of module B6. The voltage-divider network of R6 and R7
in conjunction with the non-inverting gain of Z2, as deter-
mined by Rl, R2 and R5, set the non-inverting gain between
the input at pin six, which is the Q output of one shot Z6
on the end-sweep-logic module, and the output of Z2 at 0.4.















































Side B, Fig. 28, contains two buffer-amplifier circuits.
The two circuits are identical voltage followers with R9 and
RIO tying the inverting inputs to ground and C3 and C4 de-
coupling the ±15 volt supplies. The input to Z3,
y = R cos <J> , comes to pin 37 of the module from the cosine
output of the sin/cos potentiometer. The output goes to the
Y output on the rear panel of the processor, and to the
input of one of the inverters on module B6. The input to
Z4, x = R sin (J>, comes to pin 26 from the sine output of the
sin/cos potentiometer, and the output goes to the X output







































INVERTER AMPLIFIER AND POTENTIOMETER ADJUST (MODULE B6
)
This module was designed by the author. It utilizes two
HA-2600 op amps as inverters on side A, Fig. 29, and two 10K
potentiometers on side B, one to provide -10 volts DC to the
integrator module and the other to provide an offset voltage
to inverter Z2 on module B5, Fig. 30.
Side A contains two identical inverter-amplifier cir-
cuits. Resistors Rl and R2 set the gain of the inverting
input of Zl at unity as do R3 and R4 for Z2. Resistors R5
and R6 tie the non-inverting inputs of Zl and Z2 to ground.
Capacitors CI and C2 provide decoupling for the 15 volt DC
supplies. The input to inverter Zl comes to pin two of the
module from the Y output, y = R cos 4> , buffer on module B5.
Its output goes to the range correction module. The input
to inverter Z2 is the corrected sweep voltage R which comes
from the range correction module. Its output goes to the
range correction (In-Out) switch on the front panel of the
processor.
Side B contains two circuits. In the first circuit
resistor R7 and the 12-volt zener diode CRl are used to
reduce the -15 volt supply to -12 volts. Then the 10K
potentiometer R8 is used to pick off a variable voltage of
from zero to -12 volts DC from across the zener. This cir-
cuit provides the -10 volt DC level required by the
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integrator module. The second circuit is the 10K potentio-
meter R9 with +15 volts DC tied to one terminal and -15
volts DC tied to the other terminal so that a variable
voltage of from -15 volts to +15 volts is available at the
wiper for use as the offset voltage input for one of the




VIDEO SUMMING AMPLIFIER (MODULE B7)
This module is a two-stage video summing amplifier which
was designed by the author to provide the Z input to the
PPI display unit. It is a "picture frame" module. This
means that the center of the module is cut out in the same
manner as a picture frame, and the extra space obtained
allows thicker components to be used. Use of this type
module was necessary because the two HA-2700 op amps utilized
were not readily available in the flatpack configuration.
The TO-99 cans, which were used, are too large for the nor-
mal two-sided module used elsewhere in the system.
The two-stage video summing amplifier circuit, Figure 31,
functions in the following manner. Resistors Rl through R5
are input resistors for the five inputs to Zl. The output
of Zl is the sum of the five inputs with their respective
gains as indicated by each input resistance in conjunction
with the feedback resistor R6 . This output is fed out of the
module at pin 36 and is also fed into Z2 through input
resistor R7. Resistor R8 is the feedback resistor for Z2.
The output of Zl is inverted with unity gain by Z2 and fed
out of the module at pin 33.
Figure 32 depicts the module with its inputs. The inten-
sity input to pin 2 3 of the module is controlled by the in-



























































adjusts the wiper of a 10K potentiometer to a setting of
from -15 volts to +15 volts. The video input to pin 2 4 of
the module comes from the video input on the rear panel
through a 500-ohm potentiometer. The potentiometer output
is controlled by a knob on the front panel. The range marks
input to pin 25 of the module comes from the end-sweep-logic
module through a 500-ohm potentiometer whose output is con-
trolled by a knob on the front panel. The feather input to
pin 26 comes from the feather-logic module pin six. The
blanking input to pin 2 7 comes from pin 14 of the end-sweep-
logic module. The output of Zl is a negative video signal




RANGE CORRECTION (MODULE B8 AND B9)
This module was built by the author as a modification of
NAFI's multiply-and-divide module. Its function is to
generate an electronic solution to the bistatic radar range
correction problem. Side A, Fig. 33, utilizes two HA-2600
op amps and one GPS Corporation hybrid 4-quadrant multiplier.
The multiplier gives an instantaneous output which is one
tenth the product of the two input voltages. The hybrid
multipliers packaging requires the module to take up the
space normally reserved for two modules. Side B, Fig. 34,
of the module contains two 10K potentiometers, which are
used to provide offset voltages to the two op amps on side A.
On side A of the module, Z2 is configured as a summing
amplifier with Rl , R2 and R3 as input resistors and R4 as
the feedback resistor. Resistor R5 ties the non-inverting
input to ground. Resistors R6 and R7 in conjunction with
capacitors CI and C2 low-pass filter the ±15 volt DC supplies
Resistors R8 and R9 with capacitors C3 and C4 low-pass
filter the two inputs to multiplier Zl. RIO, Rll and R12
are input resistors to inverter Z3 while R13 is the feedback
resistor. Resistor R14 ties the non-inverting input to
ground.
Side B consists of two identical 10K potentiometers R15







































































tied to the other terminal. This provides a variable voltage
of from -15 volts to +15 volts at the wiper of each poten-
tiometer. These circuits are used to provide offset voltages
to the two op amps on side A of the module.
Figure 35 shows a diagram of both sides of the module
with their interconnections. As shown in section I.B, the
equation for the corrected bistatic radar range is






R H D " Ra + z ' (8)
a
The equation is implemented on the module in the following
manner. Positive R from inverter Z2 of module B5 is fed to
a
the module at pin nine and tied to the X input to multiplier
Zl. Positive R from the integrator module is fed to the
a 3
module at pin 17 and tied to the inverting input of Z2 through
R13. Negative y from inverter Zl of module B6 is fed to the
module at pin 18 and tied to the inverting input of Z2
through R2 . The output of the multiplier Zl is routed
through pin six of the module to the estimated range poten-
tiometer (D) on the processors front panel and back to pin
16 of the module which is tied to jthe inverting input of Z2.
The output of Z2, pin 19 of the module, is tied back to the
Y input to the multiplier through pin 2 of the module.
A simple analysis of the circuit of Z2 will show that the
output at pin 19 is indeed that given for z in the equation
above. The output of the multiplier is one tenth the product





































to an inverting amplifier is the feedback resistance divided
by the input resistance times the negative of the input
voltage. Thus the equation for the output of Z2 is
(-z)R (10) 10R
_ z = 5 a + iOX ( 9 )10D 10 10
which yields
D(R - y)





Negative R from invertor Zl of module B5 is fed into the
module and tied to the inverting input of Z3 along with the
-z output of Z2. The output of Z3 at pin eight of the module
is +R . This, of course, is the corrected sweep voltage




FEATHER LOGIC AND PULSE STRETCHER (MODULE BIO)
This module was built by the author. Side A is identi-
cal to side A of NAFI ' s feather logic module which they built
for their bistatic radar processor, Ref. 1. The circuit is
designed to determine when the main lobe of a radar is being
received and to generate a pulse , which will produce a feather
on the PPI, during the time that a main lobe is being detected,
Side B is a circuit designed to stretch or increase the pulse
duration of video pulses applied to the circuit.
Side A, Fig. 36, contains three Texas Instruments inte-
grated circuits. Zl, Z2 and Z3 respectively are a SN5400
quadruple 2-input positive NAND gate, a SN5473 dual J-K
master-slave flip-flop and an SN5495 4-bit right-shift left-
shift register. Rl and R2 tie the J inputs of the two flip-
flops on Z2 to +5 volts (logical one) . The K inputs of both
flip-flops are tied to ground (logical zero) . R3 ties the
right-shift serial input to +5 volts (logical one) . The
left-shift serial input is tied to ground (logical zero)
.
CI provides decoupling for the +5 volt supply.
Side B, Fig. 37, contains a dual NPN transistor, only
one of which is used. C2 acts as a DC block. C3 is a
decoupling capacitor for the +5 volt supply. R4 and R5
provide biasing for the transistor. R6 is a current limiter
for the collector circuit. C4 and R7 provide an RC time
101
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delay of sufficient length to increase the width of incoming
pulses
.
The following description of how side A performs its
function was extracted from Ref. 1. Refer to Fig. 38 for a
block diagram of the circuit. With pin 14 at a logical
zero, logical one pulses applied to pin 13 from the one
microsecond one shot on module B2 are inverted through NAND
gate three and clock flip-flop two (FF-2). This causes the
Q output of FF-2, which is connected to the mode control of
shift-register Z3, to be a logical zero. A logical zero at
the mode control of shift-register Z3 causes right-shift and
a logical one causes left-shift. Since pin 13 is also con-
nected to the clock inputs of Z3, a logical one is shifted
to output A, then output B, then output C, and finally out-
put D of Z3. Since output D is connected to input C, out-
put C is connected to input B, and output B is connected to
input A of Z3, inputs A, B and C of Z3 are then logical one.
If a logical one pulse applied to pin 14 from the threshold
detector on module Bll is synchronized with a logical one
pulse applied to pin 13, the output of NAND gate 2 clears
FF-2. This causes the mode control of Z3 to become a logi-
cal one, and a logical zero is shifted to output D which is
connected to input C of Z3. If three logical one pulses in
a row at pins 13 and 14 are synchronized, input A of Z3
(pin 20) becomes a logical zero. Normally four or more
synchronized logical one pulses in a row appear at pins 13



























outputs of Z3 are logical zero. With pin 14 at a logical
zero, two logical one pulses at pin 13 causes the A input
of Z3 (pin 20) to become a logical one again. A logical
zero at pin 20 indicates that the main lobe of a radar is
illuminating the bistatic radar receiver.
A synchronized logical one pulse at pins 13 and 14 also
clears FF-1. A pulse at pin 12 from the video unblanking
circuit of module Bll is inverted through NAND gate one and
clock FF-1, which causes the Q output to become a logical
one and the Q output to become a logical zero. The Q output





HEIGHT-TO-WIDTH CONVERTER (MODULE Bll)
The height-to-width converter module was built by NAFI
for use in their bistatic radar processor as a video unblank-
ing and a threshold detection device. The following discus-
sion was extracted for the most part from Ref. 1.
Side A of the module is a sample-and-hold circuit, Fig.
39. Any sample-and-hold circuit consists of three distinct
subcircuits: (1) a switch, (2) a sample-and-hold section,
(3) and an output circuit. The circuit described here uses
a transistor driving an FET to form the switching section,
while a capacitor performs the function of holding or storing
the signal level. The output driver, Zl in this case, is an
HA-2600 operational amplifier which presents the stored
value to a load with little distortion or delay.
Since it is desired that the normal condition of the
switch be in the open or off condition, it is necessary to
hold the gate of the FET at or above ground. This stipula-
tion requires that Ql be in the on condition in its normal
state. Transistor Ql is biased so that it remains on with
as much as one volt on the base but is turned off with the
base at four volts
.
A positive triggering pulse of one microsecond duration
from one shot Z2 of module B2 is used to turn Ql off and,
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Q2 turning it on. With Q2 on, a very small resistance is
formed from the drain to source, and the stretched video
pulse from module BIO, which has been constantly present at
the source, will now appear at the drain. The storage
capacitor C2 charges to the level of the drain voltage, and
within one microsecond, reaches 2/3 of its final value.
Transistor Q2 turns off after the one microsecond trigger
pulse has passed and a veritable open circuit then exists
between the drain and source. No discharge path is now
present for C2 and its charge is held due to the high input
impedance of the op amp. The op amp serves as a voltage
follower and presents this stored level to the output where
it is utilized by the video unblanking circuit on side B.
Diode CR1 serves to protect Ql from reverse bias, while
diodes CR2 and CR3 aid the transistor in switching speed by
holding it out of saturation. Resistors R5 and R7 and
capacitors CI, C3 and C4 serve to decouple the ±15 and +5
volt supplies. Rl is the input resistor for Ql while R2
and R3 provide its bias. R4 protects Q2 from spurious high-
voltage signals. C2 is the holding capacitor for the sample
and hold and RIO provides a discharge path for C2 when Q2
is on. R9 and C5 serve as a low-pass filter for the output
at pin 2. The combination of Rll and R12 is used to zero
adjust the inherent offset voltage of the op amp Zl. R8,
the feedback resistor of the op amp, and the input resistor
R6 yield a gain of four.
10 9

Side B of the module performs two distinct functions,
each of which utilizes a Fairchild 710 integrated differen-
tial comparator as shown in the schematic diagram of Fig.
40. Comparator Z2 performs the threshold-detection function,
while Z3, in conjunction with the sample and hold circuit on
Side A, performs the video unblanking function.
As a threshold detector, Z2 receives the stretched video
pulse from module BIO on pin 3 where it is compared with a
DC level on pin 2. This DC level is manually determined by
trimpot R19 which allows a range from zero to about 0.64
volts to be fed to pin 2. Any pulse whose amplitude goes
above the DC level generates a logical one pulse on pin 6
of the comparator. This output is applied to pin 14 of the
feather logic module. When the video pulse amplitude
decreases to below the manually determined DC level, the
comparator output returns to logical zero.
Transistor Q3A serves to furnish the output logic of
the comparator with enough drive to actuate other circuitry.
Resistor R20 is added to enable the comparator output,
which is an emitter follower stage, to return to logical
zero quickly by sinking the necessary current. Resistor
R22 is a compromise value between power dissipation and
pulse rise time. Resistor R13 is incorporated to equalize
the bias currents of the comparator inputs.
The second comparator, Z3, works in conjunction with
the sample-and-hold circuit on side A. The output of the








































is fed to pin 37 on the module through the voltage divider
network of R14 and R15 which reduces the DC input to 1/2
its level (two volts maximum) . The other input of Z3 (pin
2) is fed by a ramp voltage of from zero to 10 volts at
module pin 36. The divider action of R16 and R2 3 reduces
this to a maximum of two volts. The output of Z3 is a
logical one whenever the output of the sample-and-hold
circuit exceeds the magnitude of the ramp voltage, and is
logical zero otherwise.
Transistor Q3B furnishes a supply voltage of +12 volts
to both comparators, the base being biased at +12.5 volts
by R25 and R26. Zener diode CR4 furnishes the -6.2 volts
required by both comparators. Capacitors found throughout




AZIMUTH RAMP AND DC-VOLTAGE GENERATOR (MODULE B12)
This module was designed by the author. A ramp generator
is triggered when a radar main lobe is received by the
bistatic radar receiver and is retriggered each time the
radar antenna looks at the receiver. The amplitude of the
ramp is therefore proportional to the radar antenna sweep
period. A sample-and-hold circuit samples the ramp voltage
just before it is retriggered.
Side A consists of an integrator, a sample-and-hold
circuit and two FET switches. One of the switches is used
to start and stop the integrator while the other is used
to control the sampling of the sample-and-hold circuit.
Side B contains three one shots and two two-input NAND gates
which are utilized as logic circuits to control the timing
of the two FET switches on side A.
Side A, Fig. 41, contains two HA-2600 op amps. The first
op amp, Zl, is configured as an integrator with Rl and R2
as a voltage divider which reduces -15 volts DC to -3.75
volts. This voltage is tied to the inverting input of Zl
through the input resistor R3. C3 serves as the integrating
capacitor for Zl. One of the FET switches on the Siliconix
DG133L, which is a 2-channel driver with SPST FET switches,
in series with R4 is shunted across C3 as a means of starting

































for C3 when the FET switch is on. The other FET switch is
in the path from the output of Zl to the non-inverting input
of the sample-and-hold output op amp, Z2. C4 is shunted
from the non-inverting input of Z2 to ground and acts as the
holding capacitor in the sample-and-hold circuit. R5 serves
the same purpose for C4 as R4 does for C3. R6 ties the
inverting input of Z2 to ground. CI and C2 are decoupling
capacitors for the ±15 volt supplies.
Side B, Fig. 42, contains four Texas Instruments integra-
ted circuits. Z4 is an SN5400 quadruple 2-input positive
NAND gate, while Z5, Z6 and Z7 are SN54121 one shots. C5
is the decoupling capacitor for the +5 volt DC supply. R7
and C6 , R8 and C7, and R9 and C8 are external timing com-
ponents for Z5, Z6 and Z7 respectively.
Figure 43 is a block diagram depicting both sides of the
module and their interconnections, and Fig. 44 shows the
waveforms to be found at strategic locations on the module.
Reference to these two figures will facilitate understanding
of the following discussion.
A logical zero pulse, from the feather logic module, is
applied to pin 24 of the module when the main lobe of a
radar signal is received, Fig. 44 (a) . The duration of this
pulse depends on the length of time the main lobe of the
radar illuminates the bistatic radar receiver. NAND gate Gl
inverts the pulse, Fig. 44(b). The positive going edge of
the pulse from Gl triggers one shot Z5 which produces a 0.3
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Figure 44. Azimuth Ramp and DC Voltage Generator Waveforms.
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output of Z5 is applied to one of the inputs to NAND gate G2
.
The other input to G2 comes from Gl. The output of G2
,
Fig. 44(d), is a logical one at all times except when both
its inputs are logical one simultaneously. As can be seen
from Fig. 44(b) and (c) this only occurs during the 40 nano-
second time period it takes Z5 to switch after it is trig-
gered. The negative going edge of the G2 output triggers
one shot Z6 which produces a one millisecond logical one
pulse at the Q output, Fig. 44(e). The positive going edge
of this pulse turns on the FET switch which enables the
sampling capacitor (C4) of the sample and hold circuit for
one millisecond. During this time the capacitor charges up
to the output voltage of the integrator Zl, Fig. 44(h). The
negative going edge of the one millisecond Z6 output triggers
one shot Z7 which produces a 30 millisecond logical one
pulse. Fig. 44 (f ) . This pulse turns on the FET switch which
allows the integrating capacitor of Zl to discharge. After
the 30 milliseconds, Zl begins to generate another ramp,
Fig. 44(g).
The reason for the relatively long pulse duration of the
Z5 output is to prevent the circuit from retriggering on side




MOTOR CONTROL ERROR AMPLIFIER (MODULE B13)
This module was designed by the author. Its function is
to control the speed of the azimuth drive motor for the PPI
display in order to synchronize it with the rotation of the
antenna of the radar. A control voltage to give approxi-
mately the correct speed is set in manually with the SPR set
potentiometer on the front panel. An error correction
circuit detects any difference between PPI azimuth sweep
speed and radar antenna speed, and develops a positive or
negative error voltage which is added to the voltage from
the potentiometer in the correct polarity to reduce the motor
speed error. A more detailed description of the operation
of the circuit follows.
Side B of the module is blank. Side A, Fig. 45, contains
two HA-2600 op amps. Zl is configured as a differential
integrator and Z2 as an integrating amplifier. CI and C2
are decoupling capcitors for the ±15 volt DC supplies. Rl
and C3 and R2 and C4 are low-pass filters on the non-invert-
ing and inverting inputs to Zl. CRl and C5 are parallel
feedback elements for Zl. CR2 controls the direction of
current flow between Zl and Z2. P.4, R5 and R6 controls the
direction of current flow between Zl and Z2. R4, R5 and R6
are input resistors for the inverting input to Z2. While C6

































Figure 46 shows the motor control circuit in its entirety,
including components which are external to this module, to
facilitate explanation of how the module works. The addi-
tional components are a +2 4 volt supply, the DC motor itself,
power transistor Ql, diodes CR3 and CR4 , which protect Ql
from negative current surges from the motor, and R8, which
is a current limiter for the collector circuit of Ql
.
The sample-and-hold output of module B12 is fed to the
linear portion of the sine/cosine potentiometer which is
turned by the motor. The output from the linear potentio-
meter is a linear ramp voltage which is identical in magni-
tude to the azimuth ramp output of module B12. However, the
slope of the linear potentiometer ramp, which is dependent
upon the speed with which the motor is turning the sine/
cosine potentiometer, is not necessarily the same as that
of the azimuth ramp; and the phase difference, which is
dependent upon whether or not the two ramps start at the
same time, is not necessarily zero. The purpose of the
motor-control circuit is to correct both of these discrepan-
cies so that the two ramps are identical in magnitude, slope
and phase. This would insure that the sweep of the PPI
display was exactly synchronized in speed and phase with the
antenna rotation of the radar being received.
The linear ramp from the potentiometer is applied to pin
three of the module and the azimuth ramp from module B12 is
applied to pin 4. Voltage differences between these inputs
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voltages. However, the gain of the differential integrator
Zl is such that the output very rapidly goes into either
negative or positive saturation depending on whether the non-
inverting or inverting input is more positive. Diode CR1
acts to prevent Zl's output from reaching positive satura-
tion, because as soon as the output voltage exceeds the
inverting inputs voltage by 0.7 volts the diode conducts,
and Zl becomes an extremely low-gain amplifier. CR2 conducts
only when Zl's output is at least 0.7 volts less than the
voltage on the other side of CR2. The total effect of the
two diodes is to reduce hunting (the motor alternately
speeding up and slowing down without ever settling down)
.
This tends to make the SPR set potentiometer setting rather
critical since the error voltage to speed up the motor has
much more effect than the one to slow it down.
Z2 sums the three scaled inputs to its inverting input
and amplifies them, with C6 having the effect of slowing
down the response of the amplifier since the motor cannot
make instantaneous speed changes. The more positive the
voltage at the output of Z2, the more Ql conducts and the
faster the motor goes.
This circuit was the last one designed for the system
and time limitations precluded its optimization. Further
work to prevent hunting without use of CR1 and CR2 and to






The operating controls on the front panel, the inputs
and outputs on the rear panel/ the motor circuit, the sine/
cosine potentiometer and the modules are interconnected to
form the bistatic radar system. These interconnections are
discussed below.
A. FRONT PANEL CONNECTIONS
The internal view of the front panel is shown in Fig. 47.
The wiring connections to the controls are listed in Table V.
B. REAR PANEL CONNECTIONS
The rear panel has wiring connections on both the inside
and the outside. These connections are discussed in the
following paragraphs.
1. Internal Rear Panel Connections
The internal view of the rear panel is shown in Fig.
48. The internal wiring connections are listed in Table VI.
2. External Rear Panel Connections
The external view of the rear panel is shown in Fig.
12 and the wiring connections are discussed in section IV.
B
with the exception of the connections from the 36-pin input/
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Video 1 Al-38, Rear panel video GND
Gain 2 Al-37
3 Rear panel video input
Feather 1 A2-39, Rear panel feather GND
Gain 2 Test signal switch pin 2





5 A2-21, Rear panel pin b
















































INTERNAL REAR PANEL CONNECTIONS
Control/ Pin Connected ToConnector
36-Pin A-D NC
Connector E A2-19
F Motor driver's collector resistor
G Al-30
H Al-20, Al-40
J Al-3, through Al-10
K Al-1, Al-21
L Al-13 through Al-18








b Range correction switch pin 5
c A2-26
d-g NC
h Motor driver's emitter
J NC
-Z Out -Z A2-30
GND A2-29
Test 1 Sync In





X Out X Al-33
GND Al-35
Y Out Y Al-34
GND Al-36
Z Out Z A2-32
GND A2-31
Sync In Sync Test signal switch pin 1
.
GND Al-19
Video In Video Video gain pin 3
GND Video gain pin 1
Feather Feather Feather gain pin 3




EXTERNAL REAR PANEL CONNECTIONS FOR 36-PIN CONNECTOR
Pin Wire Color Connected To
A-D NC
E Green Sin/cos linear pot (CCW)
F Orange + 2 4 VDC supply
G NC
H Purple -15 VDC supply
J Black GND
K Wh/Red/Gr +15 VDC supply
L Red +5 VDC supply
M Wh/Blk/Blu Sin/cos pot (-E. )r in
N Black Chassis GND
P NC
R-W NC
X Blue Sin/cos linear pot (CW)
Y Brown Sin/cos linear pot (Wiper)
Z Wh/Brn/Grn Sin/cos pot (sin 4> out)
a Wh/Blu Sin/cos pot (cos 4> out)
b Wh/Or Sin/cos pot (+E. )r in
c Wh/Blk/Pur Sin/cos pot (GND)
d-g ' NC





The modules are connected to the rest of the system
through the input power connector and the input connector
which are discussed in appendices A and B. Interconnections
between the modules are accomplished by connecting wires
between the pins protruding from the wirewrap plate. These
interconnections are called the "wirewrap" and may be made
either by hand, using a special tool, or by a computer con-
trolled machine. The wirewrap connections for the modules




WIREWRAP PIN CONNECTIONS FOR MODULE Al











































TABLE VI I lb
WIREWRAP PIN CONNECTIONS FOR MODULE A2













































WIREWRAP PIN CONNECTIONS FOR MODULE A3

































































WIREWRAP PIN CONNECTIONS FOR MODULE A4
Pin No. Connected To Pin No. Connected To
1 Bl-21 21 B7-24
2 Bl-27 22 B7-25
3 B2-3 23 B7-26
4 B3-15 24 B7-27
5 B3-4 25 B7-33
6 B4-9 26 B7-36
7 B5-18 27 B10-34
8 B5-5 28 B10-37
9 NC 29 B2-19
10 B8-18 30 Bll-18
11 NC 31 Bll-22
12 B8-19 32 Bll-26
13 B8-6 33 B10-20
14 B8-8 34 NC
15 B6-18 35 NC
16 B5-26 36 NC
17 B5-23 37 NC
18 B5-37 38 NC
19 B5-36 39 NC


















































WIREWRAP PIN CONNECTIONS FOR MODULE B2















































WIREWRAP PIN CONNECTIONS FOR MODULE B3












































WIREWRAP PIN CONNECTIONS FOR MODULE B4
Pin No. Connected To Pin No. Connected To
1 B3-1 21 B4-1
2 NC 22 NC
3 B4-36 23 NC
4 B2-36 24 NC
5 NC 25 NC
6 NC 26 NC
7 NC 27 NC
8 B4-37 28 B3-15
9 B5-12,B8-17,Al-26 29 NC
10 65-10,66-30 30 NC
11 B3-11 31 NC
12 B3-2 32 NC
13 B2-39 33 NC
14 B2-28 34 NC
15 B4-19 35 NC
16 NC 36 B4-3
17 B2-23 37 B4-8
18 NC 38 NC
19 B6-36 39 NC




WIREWRAP PIN CONNECTIONS FOR MODULE B5
Pin No. Connected To Pin No. Connected To
1 B4-1 21 B5-20
2 B5-18 22 NC
3 NC 23 Al-33
4 NC 24 NC
5 B8-9 25 NC
6 B3-15 26 Al-31
7 NC 27 NC
8 NC 28 NC
9 NC 29 NC
10 Al-5 30 Al-35 / B5-31
11 NC 31 B5-10,Al-36
12 Al-26,B4-9 32 NC
13 B6-21 33 NC
14 NC 34 NC
15 NC 35 NC
16 NC 36 Al-34
17 NC 37 Al-32
18 Al- 27,65-2,88-3 38 NC
19 NC 39 NC
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WIREWRAP PIN CONNECTIONS FOR MODULE B8












































WIREWRAP PIN CONNECTIONS FOR MODULE BIO











































TABLE VI I In






























































































WIREWRAP PIN CONNECTIONS FOR MODULE B13
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Bistatic radar is different from conventional (monostatic)
radar in that the transmitting and receiving antennas are in
separate locatoins. For purposes of this thesis the trans-
mitting radar will be assumed to be located up to 100 miles
from the bistatic radar receiver. It will have a circular
scan antenna with a constant rotation rate. The plan posi-
tion indicator (PPI) display of the video from the bistatic
radar receiver has both angular and range distortion caused
by the wide separation of the transmitting and receiving
antennas
.
The bistatic radar processor receives video signals from
the bistatic receiver and processes them to obtain the infor-
mation required to synchronize the PPI displays rotation in
rate and phase to the rotation of the transmitting antenna
and to correct the range errors.
This thesis discusses the design and fabrication of a
simplified version of the processor and how it accomplishes
the functions mentioned above.
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